




A B




© TELECOM ParisTech / COMELEC 46 rue Barrault 75634 Paris Cedex 13 France		
PCB_pale		
Size A	Alimentation	Rev 1.0
Modification Date:	23/04/2012 at 04:49:56	Sheet: 01 / 06







A B




© TELECOM ParisTech / COMELEC 46 rue Barrault 75634 Paris Cedex 13 France		
PCB_pale		
Size B	FPGA	Rev :1.0
Modification Date: 23/04/2012 at 04:49:56		Sheet: 02 / 06








© TELECOM ParisTech / COMELEC 46 rue Barrault 75634 Paris Cedex 13 France		
PCB_pale		
Size A	Name	Rev 1.0
Modification Date: 23/04/2012 at 04:49:56		Sheet: 03 / 06



© TELECOM ParisTech / COMELEC 46 rue Barrault 75634 Paris Cedex 13 France		
PCB_pale		
Size A	Name	Rev 1.0
Modification Date: 23/04/2012 at 04:49:56		Sheet: 04 / 06





© TELECOM ParisTech / COMELEC 46 rue Barrault 75634 Paris Cedex 13 France		
PCB_pale		
Size A	Name	Rev 1.0
Modification Date: 23/04/2012 at 04:49:56		Sheet: 15 / 06